Samsung · Filed Jul 28, 2025 · Published Aug 6, 2026 · verified — real USPTO data

Samsung Patents a Processor That Checks Its Own Math for Errors While It Works

Samsung is patenting a processor that can detect errors in its own calculations while doing those calculations, not after. That small timing difference turns out to be a bigger deal than it sounds.

Samsung Patent: Error-Checking Math Built Into the Chip — figure from US 2026/0228000 A1
Figure from the official USPTO publication.
See all 12 drawings from this filing ↓
Publication number US 2026/0228000 A1
Applicant Samsung Electronics Co., Ltd.
Filing date Jul 28, 2025
Publication date Aug 6, 2026
Inventors Jaehwan JUNG, Heehyun NAM, Dongmin LEE, Ranhee LEE, Youngseob CHOI
CPC classification 712/221
Grant likelihood Medium
Examiner CENTRAL, DOCKET (Art Unit OPAP)
Status Docketed New Case - Ready for Examination (Aug 22, 2025)
Document 20 claims

What Samsung's self-checking arithmetic chip actually does

Imagine a calculator that double-checks every answer as it works, rather than stopping to review things afterward. That's roughly what Samsung is building here.

Every time a chip does math, there's a small chance something goes wrong: a cosmic ray, a voltage dip, or just aging hardware can flip a single bit of data and produce a wrong answer. Normally, catching those errors requires a separate checking step, which takes extra time. Samsung's design runs the error check at the same moment as the calculation itself, so there's no waiting around.

The trick is that each number going into the calculation already carries a small fingerprint (called a parity code) that summarizes what it contains. When two numbers are added or multiplied, the chip also combines their fingerprints in a matching way. If the final fingerprint doesn't match the final answer, something went wrong. No extra time needed, because both the math and the checking happened together.

How the incremental parity calculator runs alongside the ALU

The patent describes an arithmetic logic unit (ALU), the part of a chip that does basic math like addition and multiplication, redesigned to carry error-correction data alongside every number it processes.

Each operand (the numbers fed into the math) is bundled with a parity code, which is a compact checksum generated by an error-correction algorithm. Think of it like a receipt stapled to a document: if anyone tampers with the document, the receipt won't match anymore.

Inside the new ALU, two things run in parallel:

  • User data operator: does the actual math on the numbers (addition, multiplication, etc.)
  • Incremental parity calculator: simultaneously performs the equivalent operation on the parity codes, producing a new parity that should match the result

The key phrase in the patent is that the parity operation happens while the linear operation is being performed, meaning there is no sequential error-check phase that adds latency. If the computed parity and the result's expected parity agree, the answer is trusted. If they disagree, an error is flagged. The math works because error-correction codes are designed to be compatible with linear operations, the same rules that govern addition also govern how parities combine.

We find one patent like this every day. Get the best of each week in your inbox, free →

Why real-time error checking matters for AI chips and data centers

Error detection in chips is not a new idea, but doing it without a time penalty is genuinely hard. Data centers and AI accelerators run billions of operations per second, so even a tiny per-operation overhead compounds into real performance losses. A design that absorbs the checking step into the calculation itself keeps throughput high while still catching hardware faults, which matters enormously for systems where a silent wrong answer is worse than a slow right one.

Samsung makes both memory chips and processors, and this kind of built-in reliability is increasingly important for high-performance computing and AI inference hardware, where customers demand both speed and data integrity. If this approach works at scale, it could influence how the company designs future server and AI chips.

Editorial take

This is a solid engineering patent, not a flashy one. The problem it solves (error detection costs time) is real and well-understood in the industry, and the approach (parallel parity calculation) is clever because it exploits a mathematical property of linear operations. Whether Samsung can implement this efficiently in silicon at scale is the hard part, but the concept is sound and the motivation is clear given the company's push into AI datacenter chips.

There are more where this came from

We read every patent application Big Tech publishes and send you the ones worth knowing. Plain English, free, every week.

The drawings

12 drawing sheets from US 2026/0228000 A1 · click any drawing to enlarge

Patent filing page

Source. Full patent text and figures from the official USPTO publication PDF.

Editorial commentary on a publicly published patent application. Not legal advice.